

10/31/00  
jc962 U.S. PTO

11-03-00  
FISH & RICHARDSON P.C.

4350 La Jolla Village Drive  
Suite 500  
San Diego, California  
92122

Telephone  
858 678-5070

Facsimile  
858 678-5099

Web Site  
www.fr.com

Frederick P. Fish  
1855-1930

W.K. Richardson  
1859-1951

October 31, 2000

Attorney Docket No.: 10559-286001

**Box Patent Application**  
Commissioner for Patents  
Washington, DC 20231

jc922 U.S. PTO  
09/704467  
10/31/00

Presented for filing is a new original patent application of:

Applicant: CHARLES P. ROTH, RAVI P. SINGH, GREGORY A. OVERKAMP,  
AND TIEN DINH

Title: EFFICIENT EMULATION DISPATCH BASED ON INSTRUCTION  
WIDTH

Enclosed are the following papers, including those required to receive a filing date  
under 37 CFR §1.53(b):

	<u>Pages</u>
Specification	15
Claims	5
Abstract	1
Declaration	3
Drawing(s)	5

Enclosures:

- Assignment cover sheet and an assignment, 2 pages, and a  
separate \$40 fee.
- Postcard.

Basic filing fee	\$710
Total claims in excess of 20 times \$18	\$54
Independent claims in excess of 3 times \$80	\$80
Fee for multiple dependent claims	\$0
Total filing fee:	\$844

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL584781660US

I hereby certify under 37 CFR §1.10 that this correspondence is being  
deposited with the United States Postal Service as Express Mail Post  
Office to Addressee with sufficient postage on the date indicated below  
and is addressed to the Commissioner for Patents, Washington,  
D.C. 20231.

October 31, 2000

Date of Deposit

Signature

Derek Norwood

Typed or Printed Name of Person Signing Certificate

FR

BOSTON

DALLAS

DELAWARE

NEW YORK

SAN DIEGO

SILICON VALLEY

TWIN CITIES

WASHINGTON, DC

FISH & RICHARDSON P.C.

Commissioner for Patents

October 31, 2000

Page 2

A check for the filing fee is enclosed. Please apply any other required fees or any credits to deposit account 06-1050, referencing the attorney docket number shown above.


If this application is found to be incomplete, or if a telephone conference would otherwise be helpful, please call the undersigned at (858) 678-5070.

Kindly acknowledge receipt of this application by returning the enclosed postcard.

Please send all correspondence to:

SCOTT C. HARRIS  
Fish & Richardson P.C.  
4350 La Jolla Village Drive, Suite 500  
San Diego, CA 92122

Respectfully submitted,



Scott C. Harris  
Reg. No. 32,030  
Enclosures  
SCH/krc  
10067617.doc

APPLICATION  
FOR  
UNITED STATES LETTERS PATENT

TITLE: EFFICIENT EMULATION DISPATCH BASED ON  
INSTRUCTION WIDTH

APPLICANT: CHARLES P. ROTH, RAVI P. SINGH, GREGORY A.  
OVERKAMP, AND TIEN DINH

CERTIFICATE OF MAILING BY EXPRESS MAIL


Express Mail Label No. EL584781660US

I hereby certify under 37 CFR §1.10 that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

October 31, 2000

Date of Deposit

Signature



Derek Norwood

Typed or Printed Name of Person Signing Certificate

# EFFICIENT EMULATION DISPATCH BASED ON INSTRUCTION WIDTH

## TECHNICAL FIELD

This invention relates to digital signal processors, and more particularly to controlling multiple instructions received from the emulation instruction register.

## BACKGROUND

Digital signal processing is concerned with the representation of signals in digital form and the transformation or processing of such signal representation using numerical computation. Digital signal processing is a core technology for many of today's high technology products in fields such as wireless communications, networking, and multimedia. One reason for the prevalence of digital signal processing technology has been the development of low cost, powerful digital signal processors (DSPs) that provide engineers the reliable computing capability to implement these products cheaply and efficiently. Since the development of the first DSPs, DSP architecture and design have evolved to the point where even sophisticated real-time processing of video-rate sequences can be performed.

DSPs are often used for a variety of multimedia applications such as digital video, imaging, and audio. DSPs

can manipulate the digital signals to create and open such multimedia files.

MPEG-1 (Motion Picture Expert Group), MPEG-2, MPEG-4 and H.263 are digital video compression standards and file formats.

5 These standards achieve a high compression rate of the digital video signals by storing mostly changes from one video frame to another, instead of storing each entire frame. The video information may then be further compressed using a number of different techniques.

10 The DSP may be used to perform various operations on the video information during compression. These operations may include motion search and spatial interpolation algorithms. The primary intention is to measure distortion between blocks within adjacent frames. These operations are computationally intensive and may require high data throughput.

15 The MPEG family of standards is evolving to keep pace with the increasing bandwidth requirements of multimedia applications and files. Each new version of the standard presents more sophisticated algorithms that place even greater processing requirements on the DSPs used in MPEG compliant video processing equipment.

20 Video processing equipment manufacturers often rely on application-specific integrated circuits (ASICs) customized for video encoding under the MPEG and H.263 standards. However,

ASICs are complex to design, costly to produce and less flexible in their application than general-purpose DSPs.

# **DESCRIPTION OF DRAWINGS**

These and other features and advantages of the invention will become more apparent upon reading the following detailed description and upon reference to the accompanying drawings.

Figure 1 is a block diagram of a mobile video device utilizing a processor according to one embodiment of the present invention.

Figure 2 is a block diagram of a signal processing system according to an embodiment of the present invention.

Figure 3 is a block diagram of an alternative signal processing system according to an embodiment of the present invention.

Figure 4 illustrates exemplary pipeline stages of the processor in Figure 1 according to an embodiment of the present invention.

Figure 5 is a block diagram of a emulation system according to one embodiment of the present invention.

Figure 6 illustrates the process of receiving and executing multiple instructions from the emulation instruction register according to one embodiment of the present invention.

**DETAILED DESCRIPTION**

Figure 1 illustrates a mobile video device 100 including a processor according to an embodiment of the invention. The mobile video device 100 may be a hand-held device which displays video images produced from an encoded video signal received from an antenna 105 or a digital video storage medium 120, e.g., a digital video disc (DVD) or a memory card. A processor 110 may communicate with a cache memory 115 which may store instructions and data for the processor operations. The processor 110 may be a microprocessor, a digital signal processor (DSP), a microprocessor controlling a slave DSP, or a processor with an hybrid microprocessor/DSP architecture. For the purposes of this application, the processor 110 will be referred to hereinafter as a DSP 110.

The DSP 110 may perform various operations on the encoded video signal, including, for example, analog-to-digital conversion, demodulation, filtering, data recovery, and decoding. The DSP 110 may decode the compressed digital video signal according to one of various digital video compression standards such as the MPEG-family of standards and the H.263 standard. The decoded video signal may then be input to a display driver 130 to produce the video image on a display 125.

Hand-held devices generally have limited power supplies. Also, video decoding operations are computationally intensive.

Accordingly, a processor for use in such a device is advantageously a relatively high speed, low power device.

The DSP 110 may have a deeply pipelined, load/store architecture. By employing pipelining, the performance of the DSP may be enhanced relative to a non-pipelined DSP. Instead of fetching a first instruction, executing the first instruction, and then fetching a second instruction, a pipelined DSP 110 fetches the second instruction concurrently with execution of the first instruction, thereby improving instruction throughput. Further, the clock cycle of a pipelined DSP may be shorter than that of a non-pipelined DSP, in which the instruction are fetched and executed in the same clock cycle.

Such a DSP 110 may be used in video camcorders, teleconferencing, PC video cards, and High-Definition Television (HDTV). In addition, the DSP 110 may also be used in connection with other technologies utilizing digital signal processing such as voice processing used in mobile telephony, speech recognition, and other applications.

Turning now to Figure 2, a block diagram of a signal processing system 200 including DSP 110 according to an embodiment is shown. One or more analog signals may be provided by an external source, e.g., antenna 105, to a signal conditioner 202. Signal conditioner 202 is configured to perform certain preprocessing functions upon the analog signals.



Exemplary preprocessing functions may include mixing several of the analog signals together, filtering, amplifying, etc. An analog-to-digital converter (ADC) 204 is coupled to receive the preprocessed analog signals from signal conditioner 202 and to convert the preprocessed analog signals to digital signals consisting of samples, as described above. The samples are taken according to a sampling rate determined by the nature of the analog signals received by signal conditioner 202. The DSP 110 is coupled to receive digital signals at the output of the ADC 204. The DSP 110 performs the desired signal transformation upon the received digital signals, producing one or more output digital signals. A digital-to-analog converter (DAC) 206 is coupled to receive the output digital signals from the DSP 110. The DAC 206 converts the output digital signals into output analog signals. The output analog signals are then conveyed to another signal conditioner 208. The signal conditioner 208 performs post-processing functions upon the output analog signals. Exemplary post-processing functions are similar to the preprocessing functions listed above. It is noted that various embodiments of the signal conditioners 202 and 208, the ADC 204, and the DAC 206 are well known. Any suitable embodiment of these devices may be coupled into a signal processing system 200 with the DSP 110.

Turning next to Figure 3, a signal processing system 300 according to another embodiment is shown. In this embodiment, a digital receiver 302 may receive one or more digital signals and to convey the received digital signals to the DSP 110. As with the embodiment shown in Figure 2, DSP 110 performs the desired signal transformation upon the received digital signals to produce one or more output digital signals. Coupled to receive the output digital signals is a digital signal transmitter 304. In one exemplary application, the signal processing system 300 is a digital audio device in which the digital receiver 302 conveys to the DSP 110 digital signals indicative of data stored on the digital storage device 120. The DSP 110 then processes the digital signals and conveys the resulting output digital signals to the digital transmitter 304. The digital transmitter 304 then causes values of the output digital signals to be transmitted to the display driver 130 to produce a video image on the display 125.

The pipeline illustrated in Figure 4 includes eight stages, which may include instruction fetch 402-403, decode 404, address calculation 405, execution 406-408, and write-back 409 stages. An instruction  $i$  may be fetched in one clock cycle and then operated on and executed in the pipeline in subsequent clock cycles concurrently with the fetching of new instructions, e.g.,  $i+1$  and  $i+2$ .

Pipelining may introduce additional coordination problems and hazards to processor performance. Jumps in the program flow may create empty slots, or "bubbles," in the pipeline. Situations which cause a conditional branch to be taken or an exception or interrupt to be generated may alter the sequential flow of instructions. After such an occurrence, an new instruction may be fetched outside of the sequential program flow, making the remaining instructions in the pipeline irrelevant. Methods such as data forwarding, branch prediction, and associating valid bits with instruction addresses in the pipeline may be employed to deal with these complexities.

Figure 5 is a block diagram illustrating an emulation system 500 according to one embodiment of the present invention. The emulation system 500 includes the connection of an in-circuit-emulator (ICE) 502 to the DSP 110 through a JTAG (Joint Test Action Group) interface 504. In-circuit-emulation is a system which includes a peripheral device referred to as an in-circuit-emulator (ICE) 502 that is external to a target processor system which monitors the target processor's operations and can generate real-time trace information for reconstructing processor execution in an external host emulator. The ICE 502 may control the processor and monitor and modify the state of the registers within the processor. An ICE 502 may include its own ICE bus, separate from normal data, address or control

busses found on the processor integrated circuit, so as not to interfere with processor behavior while the ICE 502 generates trace information.

Emulation may be performed during procedures such as debugging, hardware development, or software development using a JTAG interface 504 as defined by the standard specified by IEEE 1149.1. Instructions that are to be executed during emulation may be scanned in from the ICE 502 to the emulation instruction register (EMUIR) 505 using the JTAG interface 504. The instructions may be scanned serially from the ICE 502 to the JTAG interface 504 through a shift register (not shown). After the shift register is loaded from the ICE 502, the JTAG interface 504 loads either of the instruction registers 515, 520 in the EMUIR 505 in parallel. For example, a first 64-bit instruction may be loaded from the ICE 502 to the first instruction register 515 and a second 64-bit instruction may be loaded from the ICE 502 to the second instruction register 520. Of course, each of the 64-bit instructions may include a single instruction, or a plurality of instructions. For example, the 64-bit instructions may include a 32-bit instruction and 2 parallel 16-bit instructions.

The first 64-bit instruction may be loaded serially into the first instruction register 515 through the JTAG interface 504 in 64 clock cycles and the second 64-bit instruction may be

loaded serially into the second instruction register 520 through the JTAG interface 504 in an additional 64 clock cycles. The first instruction and the second instruction may remain in the first instruction register 515 or the second instruction register 520 so they may be re-executed if necessary.

After the instructions are loaded into the instruction registers 515, 520, the JTAG system may enter a run-test idle (RTI) state indicating that the instructions may be issued to the pipeline. After entering the RTI state, the first instruction may be issued to the pipeline. When the first instruction reaches the write-back stage, the second instruction may be issued to the pipeline. After the second instruction reaches write-back, the JTAG interface 504 waits for the next instruction. If the ICE 502 wants to repeat the first instruction and/or the second instruction, the instructions do not need to be reloaded into the instruction registers 515, 520. When the first or second instructions are repeated, the clock cycles necessary to load the instructions into the instruction registers 515, 520 through the JTAG interface 504 are saved.

The RTI state allows certain operations to occur depending on the current instruction. Entering the RTI state consumes a clock cycle, and thus, slows down the emulation of the DSP 110. By allowing the emulation instruction register 505 to provide

multiple instructions, the DSP 110 may not need an RTI after every instruction is executed, thus saving time.

The emulation system 500 according to one embodiment of the present invention also includes emulation control logic 522, a state machine 523, a multiplexer 525, a register 527, and a decoder 530. The emulation control logic 522 includes the state machine 523 and provides control signals to the instruction registers 515, 520, the multiplexers 525, and the register 527. The control signals from the emulation control logic controls the updates and reading of the EMUIR 505. In one embodiment, the emulation instruction register is a 128-bit instruction register 510, which includes a plurality of smaller instruction registers such as the 64-bit first and second instruction registers 515, 520. Typically, the instruction registers 515, 520 may supply one instruction at a time, with the instruction being up to 64-bits in length. However, according to one embodiment of the present invention, multiple instructions may be supplied simultaneously from the 64-bit instruction registers 515, 520. As shown in Figure 5, the first instruction 515 and the second instruction 520 may be loaded in the 64-bit instruction register. Of course, the size of the first instruction 515 and the second instruction 520 must not exceed 64-bits. Thus, the first instruction 515 may be a 32-bit instruction and the second instruction 520 may be a 32-bit

instruction. The first and second instructions 515, 520 may also be 16-bit or other size, provided the size of the instructions fit into each of the 64-bit instruction register 515, 520.

5 The emulation instruction register 505 provides the contents of the instruction registers 515, 520 to the multiplexer 525. Because the instruction registers 515, 520 may contain a plurality of instructions, the emulation control logic 522 may control the flow of the instructions received from the  
10 emulation instruction register 505. The emulation control logic 522 includes logic described below to supply the instructions to the decoder 530. The state machine 523 may determine whether the instructions are valid. The state machine 523 may then provide these instructions to the decoder 530 via the register.  
15 This may provide the instructions to the decoder 530 while reducing the disruption to the decoder 530.

The present invention is described using two 64-bit instruction registers providing two instructions of 64-bits or smaller. Of course, the invention may be accomplished on any  
20 size instruction register (N-bit) providing multiple instructions.

The process 600 for processing instructions by the emulation control logic 522 is shown in Figure 6. The process 600 begins at a start block 605. Proceeding to block 610, the

process 600 waits for an RTI to begin the flow of instructions. The RTI may come from the JTAG interface 504. Proceeding to block 615, the process determines whether an RTI is detected. If no RTI is detected, the process 600 proceeds along the NO  
5 branch back to block 610 to wait for the RTI. The process 600 remains in this loop until an RTI is detected.

Returning to block 615, once an RTI is detected, the process proceeds along the YES branch to block 620. In block 620, the validity of the first instruction is determined. An  
10 instruction may include a corresponding set of width bits defining the validity and size of the instruction. In one embodiment of the invention, the width bits are a 2-bit signal. With a 2-bit signal, there are 4 possible values for the 2-bit  
width signal. For example, width bits of 00 indicates the  
15 instruction is invalid, width bits of 01 indicates a 16-bit instruction, width bits of 10 indicates a 32-bit instruction, and width bits of 11 indicates a 64-bit instruction. By reading the width bits, the DSP 110 may determine both the validity and size of the instruction.

20 If the instruction is valid, the process 600 proceeds along the YES branch to block 625. In block 625, the first instruction flows down the pipeline for execution. Following execution of the first instruction, the process 600 proceeds to block 630. Returning to block 620, if the instruction is



invalid, the process 600 proceeds along the NO branch to block 630.

In block 630, the second instruction is received by the DSP 110. Because the first and second instructions are stored in the emulation instruction register at the same time, the second instruction may be retrieved without having to enter another RTI state.

Proceeding to block 630, the validity of the second instruction is determined. The validity of the second instruction may also be determined by examination of the width bits as described above. If the instruction is valid, the process 600 proceeds along the YES branch to block 635. In block 635, the second instruction flows down the pipeline for execution. Following execution of the second instruction, the process 600 proceeds to block 640. Returning to block 630, if the instruction is invalid, the process 600 proceeds along the NO branch to block 640.

In block 640, the process 600 determines whether the DSP 110 should exit the emulation mode. The determination to exit the emulation mode may be provided by the emulation control logic 522. If further emulation is indicated, the process proceeds along the NO branch back to block 610 to wait for the next RTI. Returning to block 640, if the emulation control

logic 522 provides instructions to exit the emulation mode, the process 600 proceeds along the YES branch to an end block 645.

Numerous variations and modifications of the invention will become readily apparent to those skilled in the art.

5 Accordingly, the invention may be embodied in other specific forms without departing from its spirit or essential characteristics.

**WHAT IS CLAIMED IS:**

1           1.    A method of providing instructions to a processor from  
2 an emulation instruction register comprising:

3           receiving a plurality of instructions simultaneously from  
4 the emulation instruction register;

5           determining the validity of a first instruction of the  
6 plurality of instructions;

7           providing the first instruction of the plurality of  
8 instructions to a decoder if the first instruction is valid;

9           determining the validity of a second instruction of the  
10 plurality of instructions; and

11          providing the second instruction of the plurality of  
12 instructions to the decoder if the second instruction is valid.

1           2.    The method of Claim 1, further comprising determining  
2 the size of the plurality of instructions.

1           3.    The method of Claim 1, further comprising storing the  
2 plurality of instructions in a single instruction register.

1           4.    The method of Claim 1, further comprising loading the  
2 second instruction of the plurality of instructions after  
3 determining the first instruction is invalid.

1           5.    The method of Claim 1, further comprising loading the  
2 plurality of instructions in parallel into the emulation  
3 instruction register.

1           6.    The method of Claim 1, further comprising providing  
2 the second instruction to the decoder after the first  
3 instruction is completed.

1           7.    The method of Claim 1, further comprising providing  
2 the plurality of instructions to the decoder without receiving  
3 multiple RTIs.

1           8.    The method of Claim 1, further comprising providing  
2 instructions to a digital signal processor.

1           9.    A method of processing instructions within a processor  
2 comprising:

3           loading a plurality of instructions into a single  
4 instruction register;

5           receiving an RTI;

6           simultaneously providing the plurality of instructions to  
7 the processor; and

8           processing the plurality of instructions.

1        10. The method of Claim 9, further comprising loading the  
2 plurality of instruction into an N-bit emulation instruction  
3 register.

1        11. The method of Claim 9, further comprising determining  
2 the validity of each of the plurality of instructions before  
3 processing.

1        12. The method of Claim 11, further comprising aborting  
2 the processing of any invalid instructions and loading a next  
3 instruction of the plurality of instructions.

1        13. The method of Claim 9, further comprising loading a  
2 next instruction of the plurality of instructions if a no-  
3 operation instruction is loaded.

1        14. The method of Claim 9, further comprising providing  
2 the plurality of instruction to the processor a plurality of  
3 times without reloading the instruction register.

1        15. The method of Claim 9, further comprising providing  
2 the plurality of instructions to a digital signal processor.

1        16. A processor comprising:  
2 an instruction register adapted to store a plurality of  
3 instructions;

emulation control logic adapted to control the flow of the plurality of instructions to a processor pipeline following detection of a single RTI; and

a decoder which may receive the plurality of instructions for processing.

17. The processor of Claim 16, wherein the instruction register is an emulation instruction register.

18. The processor of Claim 16, wherein the control logic determines the validity of the plurality of instructions and discards any invalid instructions.

19. The processor of Claim 16, wherein the control logic loads a next instruction immediately after detecting a no-operation instruction.

20. The processor of Claim 16, wherein the processor is a digital signal processor.

21. An apparatus, including instructions residing on a machine-readable storage medium, for use in a machine system to handle a plurality of instructions, the instructions causing the machine to:

load the plurality of instructions into a single instruction register;

7 receive and RTI;

8 provide the plurality of instructions to the processor; and

9 process the plurality of instructions.

1 22. The apparatus of Claim 21, wherein the instruction  
2 register is an emulation instruction register.

1 23. The apparatus of Claim 21, wherein the validity of  
2 each of the plurality of instructions is determined before  
3 processing.

**ABSTRACT**

In one embodiment, a state machine receives a plurality of instructions from an instruction register to be processed by a digital signal processor. After receiving a single RTI, the state machine loads each of the plurality of instructions one at time and determines the validity of each instruction. If the instruction is valid, the state machine transfers the instruction to the decoder. If the instruction is invalid or if a no-operation instruction is present, the state machine discards the instruction and immediately loads the next instruction.

10050389.doc



FIG. 1 is a block diagram of a system 100 in accordance with an embodiment of the present invention. The system 100 includes a processor 110, a cache memory 115, a memory 120, a display 125, and a display driver 130. The processor 110 is connected to the cache memory 115 and the memory 120. The cache memory 115 is connected to the display 125. The display 125 is connected to the display driver 130. The display driver 130 is connected to the memory 120.




Figure 1




Figure 2




Figure 3

FIG. 4 is a block diagram of a processor 400, according to one embodiment of the present invention. The processor 400 includes a front end 402, a middle end 403, a back end 404, and a write back 405. The front end 402 includes an instruction fetch 406, a branch predictor 407, and a branch target cache 408. The middle end 403 includes a branch predictor 409, a branch target cache 410, and a branch target cache 411. The back end 404 includes a branch predictor 412, a branch target cache 413, and a branch target cache 414. The write back 405 includes a branch predictor 415, a branch target cache 416, and a branch target cache 417.


400

402 403 404 405 406 407 408 409


	IF1	IF2	DEC	AC	EX1	EX2	EX3	WB
1	i							
2	i+1	i						
3	i+2	i+1	i					
...	...	i+2	i+1	...				
...	...	...	i+2	...	...			
n	i+(n-1)	...	...	...	...	...		

Clock Cycle

Figure 4



**Figure 5**



**Figure 6**

**COMBINED DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled EFFICIENT EMULATION DISPATCH BASED ON INSTRUCTION WIDTH, the specification of which:

☒ is attached hereto.

☐ was filed on \_ as Application Serial No. \_ and was amended on \_\_\_\_\_.

☐ was described and claimed in PCT International Application No. \_\_\_\_\_ filed on \_\_\_\_\_ and as amended under PCT Article 19 on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information I know to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim the benefit under Title 35, United States Code, §119(e)(1) of any United States provisional application(s) listed below:

U.S. Serial No.	Filing Date	Status

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose all information I know to be material to patentability as defined in Title 37, Code of Federal Regulations, §1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

U.S. Serial No.	Filing Date	Status

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Country	Application No.	Filing Date	Priority Claimed
			<input type="checkbox"/> Yes <input type="checkbox"/> No
			<input type="checkbox"/> Yes <input type="checkbox"/> No

## Combined Declaration and Power of Attorney

Page 2 of 2 Pages

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Scott C. Harris, Reg. No. 32,030  
David L. Feigenbaum, Reg. No. 30,378  
Hans R. Troesch, Reg. No. 36,950  
Samuel L. Lee, Reg. No. 42,791  
Frederick H. Rabin, Reg. No. 24,488  
James T. Hagler, Reg. No., 40,631

William J. Egan, III, Reg. No. 28,411  
Bing Ai, Reg. No. 43,312  
John R. Wetherell, Jr., Reg. No. 31,678  
Richard J. Anderson, Reg. No. 36,732  
Samuel Borodach, Reg. No. 38,388

Address all telephone calls to JAMES T. HAGLER at telephone number (858) 678-5070.

Address all correspondence to JAMES T. HAGLER at:

FISH & RICHARDSON P.C.  
4350 La Jolla Village Drive, Suite 500  
San Diego, CA 92122

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.


Full Name of Inventor: CHARLES P. ROTH

Inventor's Signature:

Residence Address:

Citizenship:

Post Office Address:

  
13305 Tichester Court  
Austin, Texas 78729  
United States  
13305 Tichester Court  
Austin, Texas 78729

Date: 10/24/00


Full Name of Inventor: RAVI P. SINGH

Inventor's Signature:

Residence Address:

Citizenship:

Post Office Address:

  
12349 Metric Boulevard, #829  
Austin, Texas 78758  
India  
12349 Metric Boulevard, #829  
Austin, Texas 78758

Date: 10/24/2000

**Combined Declaration and Power of Attorney**

Page 3 of 3 Pages

Full Name of Inventor: GREGORY A. OVERKAMP

Inventor's Signature:

Residence Address:

P.O. Box 163442  
Austin, Texas 78716

Citizenship:

United States

Post Office Address:

P.O. Box 163442  
Austin, Texas 78716

Date:

10/24/00

Full Name of Inventor: TIEN DINH

Inventor's Signature:

Residence Address:

1918 Coachlamp Drive  
Cedar Park, Texas 78613

Citizenship:

United States

Post Office Address:

1918 Coachlamp Drive  
Cedar Park, Texas 78613

Date:

10/24/2000

10060434.doc